Silicon Graphics TFP Micro-Supercomputer Chipset, lecture by Peter Yan-Tek Hsu
567 views · Published 30 August 2016 · 34:34 · Indexed 6 November 2026
Channel: Computer History Museum · 2016 · People & Blogs
Silicon Graphics TFP Micro-Supercomputer Chipset, a lecture by Peter Yan-Tek Hsu. The video was recorded in August 1993. From University Video Communications' catalog: "The Silicon Graphics TFP microprocessor is a superscalar implementation of the MIPS instruction set architecture targeted at floating point intensive applications. Highlights include a four-issue instruction unit with branch prediction, a split-level interleaved cache that sustains two loads or stores per cycle, and a 300 mflops floating point unit." Lot number: X6636.2013 Catalog number: 102624794
More from this channel
-
1:43:10
Crucial Crossroads: Technology X Retailing
-
1:56:13
From Gutenberg to Galaxy - Accessing Cultural Assets Online
-
47:08
2008 Fellow Awards
-
1:15:47
PLATO@50: Innovations in Hardware
-
1:22:53
Not Your Father's Internet
-
49:11
2011 Fellow Awards
-
55:34
The EDSAC Replica Project -- Computer Conservation in the UK
-
50:58
The History of Magnetic Striped Media Technology