Generate SystemVerilog DPI Components for Simulation with Synopsys VCS - Simulink Video
4,204 views · Published 6 June 2017 · 6:59 · Indexed 6 November 2026
Channel: MATLAB · 2017 · Science & Technology
See what's new in the latest release of MATLAB and Simulink: https://goo.gl/3MdQK1 Download a trial: https://goo.gl/PSa78r Functional verification is typically the bottleneck of ASIC and FPGA projects, and testbench creation is a large part of that. SystemVerilog DPI component generation in HDL Verifier™ directly exports MATLAB® functions and Simulink® models that can easily plug into a SystemVerilog verification environment. This example starts with an image processing design in MATLAB, which would be very complex to write models for and require high-performance simulation. HDL Verifier is used to generate SystemVerilog DPI components for use in a Universal Verification Methodology (UVM) environment with Synopsys VCS® simulation and Synopsys Verdi® debugging.
More from this channel
-
1:47
AUTOSAR for Production with Model-Based Design
-
4:31
Simulating in Real Time: Backhoe
-
5:37
Optimizing Shift Schedule to Maximize Fuel Economy
-
3:34
Importing Measured Data to Estimate Fuel Economy
-
5:16
Modeling a Ratchet Mechanism with Leadscrew
-
3:21
Running Parallel Simulations: Aileron Parameter Sweep
-
4:30
Finding Causes of Slow Simulations
-
4:58
Optimizing a Flight Control System